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Abstract-A new functional MOS transistor has been pro- 
posed which works more intelligently than a mere switching 
device. The functional transistor calculates weighted sum of all 
input signals at the gate level, and controls the “on” and “off” 
of the transistor based on the result of such a weighted sum 
operation. Since the function is quite analogous to that of bio- 
logical neurons, the device is named a neuron MOSFET or 
neuMOS (vMOS) in short. The device is composed of a floating 
gate and multiples of input gates that are capacitively interact- 
ing with the floating gate. As the gate-level sum operation is 
performed in a voltage mode utilizing the capacitive coupling 
effect, essentially no power dissipation occurs in the calcula- 
tion, making the device ideal for ULSI implementation. The 
basic characteristics of neuron MOSFET’s as well as of simple 
circuit blocks are analyzed based on a simple transistor model 
and experiments. Making use of its very powerful function, a 
number of interesting circuit applications have been explored. 
neuMOS inverters and neuron circuits, variable-threshold 
transistors and inverters, linear resistors, and neuMOS source- 
follower circuits and single-gate DIA converters are described. 
The concept of a Soft Hardware Logic Circuit implemented by 
neuMOS transistors is also proposed. The circuit exhibits a very 
interesting feature that the logical function of the circuit is ar- 
bitrarily altered by external signals without any changes in the 
hardware configuration. 
I.  INTRODUCTION 
VER the past decades, we have experienced a phe- 0 nomenal growth of the silicon integrated circuits 
technology. Due to the remarkable progress in the micro- 
fabrication techniques, the physical dimensions of tran- 
sistors have been continuously scaled down. As a result, 
the number of transistors or functions implemented on a 
chip have been ever-increasing. It has been almost quad- 
rupled every three years approximately following 
Moore’s prediction in 1975 [ 11. Although the scaling ap- 
proach [2]-[5] has been so successful so far in enhancing 
the capabilities of silicon chips, a number of severe lim- 
itations are now being encountered in terms of material 
properties, performances of miniaturized devices, and de- 
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sign of ULSI (Ultra Large Scale Integration) circuits and 
systems. 
The electric field strength in Si or in SiOz in scaled- 
down devices, for instance, is now approaching the limit 
of intrinsic material properties, presenting several reli- 
ability issues such as the time-dependent breakdown of 
thin gate oxide films [6] and hot-electron instabilities of 
short-channel MOSFET’s [7]. Further difficulties are en- 
countered in the interconnect-related technologies. Since 
ULSI logic circuits require long and entangled intercon- 
nections among a huge number of transistors on a chip, 
signal propagation delays and crosstalk errors in ex- 
tremely close-packed interconnect structure impose se- 
vere limitations on the circuit performance [8]. Large cur- 
rent densities required for driving circuits at high speeds 
accelerates interconnect failures due to electromigration. 
All these difficulties, we believe, originate from the fact 
that sophisticated functions of ULSI systems are realized 
solely depending on a very primitive function of a tran- 
sistor, i.e., the current switching function, and that the 
enhancement in the function of a system is only pursued 
by simply increasing the number of transistors integrated 
on a chip. What we are proposing in this paper is the en- 
hancement in the basic function of a single transistor. 
A new functional MOS transistor proposed in this paper 
behaves much more intelligently than a mere switching 
transistor does. The transistor can calculate the weighted 
sum of all input signals at the gate level, and controls the 
“on” and “off” of the transistor based on the result of 
such a weighted sum calculation [9], [ lo] .  Since the func- 
tion is quite analogous to that of a biological neuron [ 111, 
the new transistor is called “a neuron MOSFET” or 
neuMOS (abbreviated as vMOS) in short. The neuron 
MOSFET is, of course, most suitable to use in construct- 
ing neural networks [ 121. However, a number of interest- 
ing applications have been exploited in digital circuits (bi- 
nary or multivalyed) as well as in analog circuits. 
Application to ULSI implementation of multiple-val- 
ued logic will be one of the most interesting and promis- 
ing ones. Multiple-valued ULSI’s have a potential advan- 
tage over their binary counterparts in that they can provide 
a means of increasing data processing capability per unit 
area with a reduced number of interconnections [ 131-[ 151. 
This has been demonstrated by new hardware algorithms 
and their implementation by NMOS [ 161 and CMOS [ 171, 
[18] integrated circuits. In this work [17], however, the 
weighted sum calculation, the most essential operation, 
0018-9383/92$03 00 0 1992 IEEE 
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was carried out by wired summation of currents each 
bearing multivalued information. Such current mode cal- 
culation certainly increases the power dissipation. Since 
the vMOS performs the sum operation by a voltage mode 
utilizing a capacitive coupling effect, essentially no cur- 
rent flows except for the charging and discharging cur- 
rents. This very low power nature of vMOS is most es- 
sential for realizing high-density integration. It is 
demonstrated in [ 191 that a MOSFET having an externally 
adjustable threshold voltage is quite essential for imple- 
menting a highly parallel AI processor based on multi- 
valued logic. An SOS MOS transistor applied with a vari- 
able substrate bias voltage was employed for the variable- 
threshold transistor in their work [19]. Such a variable 
threshold transistor, however, can be implemented much 
simpler using a vMOS transistor. 
Some of other interesting applications of vMOS in- 
clude: a single device D/A converter; an A/D flash con- 
verter implemented with a much lower number of transis- 
tors; a Soft-Hardware-Logic Circuit in which the logical 
functions of the circuit can be arbitrarily altered by exter- 
nal signals using the same hardware configuration. 
The purpose of this paper is to present the basic idea 
and characteristics of the functional MOS transistor (neu- 
ron MOSFET) and its circuit applications based on model 
analysis and experiment. In Section 11, the basic structure 
of the device is described and the device characteristics 
and applications to simple circuits are analyzed based on 
a simple MOSFET model. The fabrication of vMOS tran- 
sistors using a double-polysilicon n-channel MOS process 
and the measurement results are presented in Sections I11 
and IV, respectively. The design of a Soft Hardware Logic 
Circuit is briefly described in Section V in order to dem- 
onstrate the versatile features of vMOS in circuit appli- 
cations. In Section VI, concluding remarks are presented. 
11. BASIC STRUCTURE A N D  OPERATION OF THE 
FUNCTIONAL MOS TRANSISTORS 
The basic structure of the functional MOS transistor (a 
neuron MOSFET) is illustrated in Fig. l(a). It is an n- 
channel MOS transistor having a gate electrode which is 
electrically floating. n input gates are capacitively cou- 
pled to the floating gate. The terminal voltages and var- 
ious capacitive coupling coefficients are defined in Fig. 
l(b), where 4F is the floating-gate potential, V , ,  V2,  
the capacitive coupling coefficients between the floating 
gate and each of the input gates, CO is the capacitive cou- 
pling coefficient between the floating gate and the sub- 
strate, and Q,, Q l ,  Q 2 ,  . . , Qn are the stored charges 
in each of the capacitors. A symbol representing the de- 
vice is given in Fig. l ( ~ ) .  
Let QF denote the net charge in the floating gate, which 
is calculated as 
, Vn are the input signal voltages, C , ,  C,, * * 
3 Cn . . .  
n n 
QF = QO + (-e;)  = ,E C i ( 4 ~  - V , )  
i =  I r = O  
n n 
= 4 F  ,z c; - C CjK. (1) 
I = o  i = O  
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Fig. 1. (a) Conceptual drawing of the basic structure of the functional MOS 
transistor (neuron MOSFET). The structure is fully compatible to short- 
channel devices since the coupling capacitor in a real device is formed on 
field oxide. (See Figs. 4(a) and 8.) (b) Relationship among terminal volt- 
ages and capacitance coupling coefficients. (c) The symbol representing the 
device. 
It is assumed that no charge injection occurs during de- 
vice operation. Then QF is equal to the initial charge in 
the floating gate, which is assumed to be zero at the mo- 
ment for simplicity. Such assumptions do not prevent 
generality of the analysis in the following, as is discussed 
later in this section. All voltages are measured with re- 
spect to the ground, and the substrate and source are both 
grounded; namely, Vs = Vo = 0. Here V, and VO denote 
the source and substrate potentials, respectively. Then (1) 
reduces to 
CI v, + c, v, + * . + cn vn 
6 F  (2) 
CTOT 
where 
n 
cTOT = C c,. 
i = O  
The effect of nonzero substrate potential (VO # 0) will be 
discussed later in this section. 
One of the most important features of this functional 
device is clearly expressed in ( 2 ) ,  which states that the 
floating-gate potential q5F is determined as a linear sum of 
all input signals weighted by the capacitive coupling coef- 
ficients. The voltage signals are directly added at the gate 
level without any power dissipation. This voltage-mode 
summation is the most attractive feature of the capacitive 
coupling technique as compared to the wired sum of cur- 
rents [ 171 in terms of reducing the power dissipation. 
Such a capacitive coupling technique using a similar 
device structure was first implemented in a dual-control- 
gate EEPROM cell in which two input gates with the same 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 08,2010 at 01:22:20 EST from IEEE Xplore.  Restrictions apply. 
1446 
capacitive coupling coefficients are equipped to control 
the floating-gate potential [20], [2  11. Only when both of 
the input gates are biased at a programming voltage, the 
floating-gate potential becomes high enough to cause 
Fowler-Nordheim tunneling via tunnel oxide for injecting 
electrons into the floating gate. When either one or both 
of the two input gates are grounded, injection does not 
occur, thus realizing selective writing/erasing of a cell in 
the matrix of cell array. In the present functional MOS- 
FET, however, a number of input gates are interacting 
with the floating gate via different capacitive coupling 
coefficients and the potential of the floating gate controls 
the formation of the channel underneath the gate oxide, 
i.e., the “on” and “off” of the MOS transistor. 
The value of dF is uniquely determined by (2) provided 
that all capacitive coupling coefficients are not changing 
during device operation. Among all C,’s, only CO can vary 
depending on the operating condition of the transistor. 
However, it can be reasonably well approximated by the 
gate oxide capacitance when the device is on and the 
channel is formed, the case of interest in the study of de- 
vice operation. As long as the channel is formed, the value 
of CO does not vary appreciably and can be regarded as a 
constant. 
Here we would like to introduce a parameter y which 
is defined as 
CI + C 2  + * * . + C,, - C T o T  - CO 
’ (3) 
y VDD represents the maximum floating-gate voltage ob- 
tained as all input gates are at VDD.  Since the value is the 
voltage gain of the floating gate as a result of its capaci- 
tive coupling to all of the input gates, y is called the float- 
ing-gate gain factor, one of the key design parameters of 
the device and circuits. 
Let V;H be the threshold voltage of the transistor as 
seen from the floating gate. Then the transistor tums on 
at the condition of +F > V;H, namely 
y ’  - 
CTOT CTOT 
+ cn ”’ > v:H. (4) CI VI + c, V, + * - CTOT 
This relationship presents the other important feature of 
the device, the threshold operation. When the linear 
weighted sum of all input signals exceeds a certain thresh- 
old value V;H, the transistor turns on. The behavior of the 
transistor very well resembles that of a biological neuron 
if the turn-on of the transistor is correlated to the firing of 
a neuron [ 111. In this respect, we call the new functional 
MOS transistor a “neuron MOSFET” or a neuMOS in 
short. Hereafter in this paper, the device is called neuMOS 
or is abbreviated as vMOS. 
The learning function of neural networks, the most im- 
portant feature of the circuit, however, originates not from 
the threshold operation of a neuron but from the weight 
(w,) that changes with time to optimize the strength of 
connections for establishing desired responses of a system 
for problem solving. Such a variable weight connection is 
called a synapse. However, in the vMOS such weights are 
fixed because they are determined by the capacitive cou- 
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pling coefficient of the input gate to the floating gate 
( C j  / CToT). In order to build neural network systems using 
vMOS transistors, all input gates of a vMOS must have 
an identical capacitive coupling coefficient, and a synapse 
circuit must be provided to each input gate for variable 
weight connection. We have proposed a synapse circuit 
constructed using vMOS transistors, as well, which is free 
from stand-by power dissipation [ 121. The synapse circuit 
is most appropriate to construct neural networks by com- 
bination with artificial neurons implemented by vMOS 
transistors. 
In the following, the most basic applications of vMOS 
transistors to circuits are presented. Subsection A de- 
scribes a variable-threshold transistor in which the thresh- 
old voltage is arbitrarily altered by an external signal. The 
implementation of a linear resistor with an adjustable re- 
sistance is presented in Subsection B. In Subsection C, a 
vMOS inverter, one of the most important vMOS circuits, 
is described. The circuit output changes its state from high 
to low when the linear weighted sum of all input signals 
exceeds a certain threshold value. In Subsection D, a cir- 
cuit which directly outputs the results of weighted sum 
calculation is presented. Although these circuits are all 
very simple and primitive, the circuits described in Sub- 
sections A, C ,  and D are particularly important as key 
components in construction of more complicated and so- 
phisticated vMOS logic circuits and systems. 
A.  Variable Threshold Transistor 
The relation (4) is rearranged for VI as 
If an n-input-gate vMOS is regarded as a single-input-gate 
MOSFET where gate 1 is the only signal input gate and 
the other gates are for threshold control, then the thresh- 
old voltages of the MOSFET as seen from gate 1 is given 
by 
It is obvious that V# is determined as a function of con- 
trol signals V2, V,,  * * * , V,,. 
Consider the simplest case of a two-input-gate vMOS 
with CI = C2,  then 
(7) 
Thus the threshold voltage of the MOSFET is controlled 
by an analog signal V2. The experimental verification of 
this relation is presented later in Fig. 10. If the values of 
coupling capacitances are designed as Cl = (1 / 2 ) y C T O T ,  
C, = (1 / 3 ) y C T O T ,  and Cb = (1/6)yCT,, in a three-in- 
put-gate vMOS (y: the floating-gate gain factor defined in 
(3)), gate 1 threshold (the threshold voltage as seen from 
gate 1) is controlled by the binary digital signals V, and 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 08,2010 at 01:22:20 EST from IEEE Xplore.  Restrictions apply. 
SHIBATA AND OHMI: A FUNCTIONAL MOS TRANSISTOR WITH WEIGHTED SUM AND THRESHOLD OPERATIONS 
Vb as in the following: 
If ( C T o T / C , )  V& is taken equal to VDD, i.e., V,*H = 
(1/2)yVDD, GA changes as 1/00? (2/3) vDD, (1/3) vDD, 
and 0 according to (Vu, Vb) = (0, O), (0, l ) ,  (1, O), and 
(1, l ) ,  respectively. Here “1” stands for the input volt- 
age at VDD. These examples here are only the simplest 
cases demonstrating the principles of variable-threshold 
transistors implemented by vMOS. A variety of threshold 
controls is possible by changing the coupling capacitances 
and the number of control signal inputs. 
So far the net charge in the floating gate QF has been 
assumed to be zero. All equations given in this paper are 
applicable to the cases of nonzero QF by just replacing 
V,*, by V,*, - Q F / C T o T .  If charge transfer is allowed to 
occur among the floating gate and some other gates, as in 
the case of EEPROM cells, this will provide another 
means of threshold change with its memory function, re- 
sulting in further interesting applications such as learning 
capabilities of synapses [ 121. However, in the present pa- 
per it is assumed that QF does not change during device 
operation since it is most essential in establishing the re- 
liable operation of vMOS circuits to be described in this 
paper. In this respect, the employment of the single in- 
tegrated device structure, as shown later in Fig. 8, is quite 
essential for realizing capacitive coupling and control of 
the floating-gate potential. This is because the polysilicon 
floating gate entirely covered by thermal oxide exhibits 
an excellent charge retention characteristics, allowing no 
charge loss or gain due to leakage currents induced during 
the circuit operation. It is quite difficult to achieve long- 
term stability of the floating-gate charge using single-gate 
MOSFET’s and externally connected capacitors. 
The transconductance of a vMOS transistor as seen from 
gate 1 is given by 
where g; denotes the transconductance as seen from the 
floating gate. 
B. Linear Resistor 
One of the most primitive vMOS applications, a linear 
resistor, is described in the following. A MOS transistor 
is usually used as a resistor either by connecting its gate 
to the drain or by supplying a constant bias to the gate. 
However, it exhibits a strong nonlinearity in its current 
voltage characteristics as exemplified in Fig. 2(a). In or- 
der to circumvent the problem, a dual-input-gate vMOS 
connected as in Fig. 2(b) is proposed. As a result of the 
competing effects of the constant bias VI and the increas- 
ing bias V, following the drain voltage, it is expected that 
the convex upward and downward I-V curves in Fig. 2(a) 
would be somehow averaged to yield a linear relationship. 
The I-V characteristics of the vMOS under the linear- 
parabolic regime are obtained by substituting (wI VI + 
GATE CONNECTED 
TO DRAIN 
C 0 N S T A N T 
GATE VOLTAGE 
DRAIN VOLTAGE vD 
__ 
1447 
(a) 
VI v2 
(b) 
Fig. 2. (a) Current-voltage characteristics of conventional MOSFET’s 
used as resistors. (b) A linear resistor implemented by a two-input gate 
rMOS by connecting gate 2 to the drain. 
w2 V,)  to the gate-source voltage in a simple transistor 
equation as 
(9) 
Here V,, ID are the drain voltage and current, p,, the sur- 
face electron mobility, Cox the gate oxide capacitance per 
unit area, W and L the channel width and length, wI = 
C I / C T O T  and w2 = C*/CTOT. If we take w2 = 1 / 2 ,  the 
parabolic term in (9) disappears and a linear relationship 
is obtained. When the drain voltage increases and satisfies 
the transistor operates in the saturation regime, and the 
current is given by 
The V i  term again appears, but the coefficient is reduced 
by a factor w:( = 1 /4), thus improving the linearity. Al- 
though the discussion here is only valid within the frame- 
work of the simple transistor model, it is shown by ex- 
periments (in Fig. 14) that nearly linear I-Vcharacteristics 
are obtained by optimizing the wI /w2 ratio. 
C. vMOS Znverter 
If an inverter circuit is built using a neuron MOSFET 
and a resistor as shown in Fig. 3(a), the output of the 
circuit would be that in Fig. 3(b). The output is low when 
the linear weighted sum of input voltages CY=1 wiVi is 
below the floating-gate threshold, and the output becomes 
high when the sum is larger than the threshold. Here wi 
stands for Cj/CToT. The characteristics are exactly those 
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A 
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INVERTER 1, 
(a) 
VTH' 
Fig. 3 .  (a) An n-channel neuron circuit constructed with an n-channel 
vMOS, resistor, and an ordinary inverter and (h) its typical output char- 
acteristics, where W, = C,/CToT. 
expected for an artificial neuron [l 11. Thus the neuron 
function can be implemented using such a simple circuit 
configuration. 
Since essentially no dc current flows in the voltage- 
mode summation, the power dissipation in a neuron cir- 
cuit shown in Fig. 3(a) mostly occurs in the inverter. In 
order to suppress the power dissipation as well as to en- 
hance the speed performance, a ratioless-type inverter 
must be constructed using vMOS transistors. Namely, the 
employment of CMOS configuration is quite essential. A 
possible layout and the cross section of a complementary 
vMOS inverter are depicted in Fig. 4, along with its sym- 
bol representation. The n- and p-channel devices are 
called n-channel vMOS and p-channel vMOS, respec- 
tively, and the n-vMOS and p-vMOS both share the same 
floating gate in the C-uMOS inverter. 
The switching threshold voltage of the inverter as seen 
from the floating gate, VI*,,, is defined as a voltage at 
which the inverter output becomes v D D / 2 .  It is given by 
v D D  + 4% G,, + Gp 
v&v = (10) 
where V;n and VFP are the n- and p-channel vMOS thresh- 
old voltages as seen from the floating gate, respectively. 
OR is the beta ratio 
/ INPUT FATES 
fl-uMOS p-uMOS 
(C) 
Fig. 4. Complementary uMOS inverter circuit: schematics of (a) possible 
pattern layout, (h) cross section at X-X', and (c) symbol representation. 
where subscripts n and p refer to n- and p-channel, re- 
spectively, pn and p p  are the surface mobilities of elec- 
trons and holes, respectively. If O R  = 1, (10) reduces to 
L L 
Here a comment is made on the effect of the substrate 
potential which has been so far assumed to be zero. The 
assumption is not valid for the p-vMOS transistor in the 
inverter configuration because the n-well is biased to VDD.  
Therefore, corrections need to be made in (2) as follows: 
n 
r = l  C crv; + coPvm 
CTOT 
4 F  = 
where Cop is the substrate capacitance of a p-vMOS which 
can be approximated by the gate oxide capacitance, pro- 
vided that the p-vMOS is on. Then the basic relation (4) 
must be revised as 
VDD.  
CIV, + c,v, + - * + cnvn COP > v&v - - 
CTOT CTOT 
(4') 
Equation (6) that has been derived for the threshold 
voltage of a variable-threshold transistor can be made ap- 
plicable to the switching threshold of a C-vMOS inverter 
by just replacing V& by VI*,v - (Cop/C~oT)  VDD.  The C- 
vMOS inverter threshold as seen from gate 1 is given by 
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For a two-input gate C-vMOS inverter having identical 
capacitive coupling coefficients, the switching threshold 
as seen from gate 1 is given by 
and it reduces to Vi& = VDD - V2 if the value of V&, is 
taken as 
The threshold as seen from gate 1 for the three-input-gate 
C-vMOS inverter shown in Fig. 5 is given by 
(14) 
provided V,*,, is given by (13). Therefore, V#.)v changes 
as a function of the binary digital control signals V, and 
V, in exactly the same manner as VqA in (8). Such a vari- 
able-threshold inverter is one of the most important key 
components in construction of the so-called Soft Hurd- 
ware Logic Circuit to be discussed later in Section V. 
v ~ # V  = vDD - f ( 2 ~ ,  + ~ b )  
From (12) and (13), we obtain 
LTOT 
where COP and CO, denote the gate oxide capacitances of 
p-vMOS and n-vMOS transistors, respectively. Equation 
(13) yields the standard setting of VhV for C-vMOS in- 
verters and (15) specifies the condition to determine the 
floating-gate threshold voltages for n- and p-vMOS tran- 
sistors provided P R  = 1. 
D. vMOS Source-Follower Circuit 
We have shown that the input signals to a vMOS tran- 
sistor are summed over with multiplication factors speci- 
fied by each capacitive coupling coefficient of the respec- 
tive gate. Therefore, if the floating-gate potential is 
directly read out as an output voltage, a variety of analog 
calculations can be performed very simply. This is pos- 
sible by employing the well-known source-follower cir- 
cuitry. 
Consider a source-follower circuit composed of an n- 
input-gate n-channel vMOS transistor and a load resistor 
shown in Fig. 6. If the resistance R is much larger than 
the on-resistance of the vMOS transistor, the VouT is given 
by 
VOUT = 4 F  - V,*H. 
If the threshold is selected as V& = 0, then VouT = 4F. 
One of the most useful applications of this circuit config- 
uration is a single-device D/A converter, in which the 
coupling capacitances are designed as C; oc 2' - ' (i = 1, 
2, 3, * , n). Then the output voltage is expressed as 
+ 2"-'X,) (16) 
~ 
1449 
x 
Fig. 5 .  Variable-threshold C-vMOS inverter where V ,  is the input t emi -  
nal, and Vu and Vh are the control signal inputs. The inverter switching 
threshold voltage changes as V,,, ( 2 / 3 )  VDo. ( 1  / 3 )  V,,, and 0 according 
to (V,,, Vh) = (0 ,  0), (0 ,  I ) ,  (1 ,  0), and ( I ,  l ) ,  respectively. 
VOO 
? 
r "OUT 
f R  
Fig. 6. A source-follower circuit composed of an n-channel uMOS and a 
load resistor R. 
where y is the floating-gate gain factor and XI, X,, * . , 
X, are binary digital signals, i .e.,  Vi = Xi VDD and Xi = 0 
or 1. The output voltage is proportional to an analog value 
represented by n-bit binary signal inputs. Thus a D/A 
converter circuit can be very simply constructed. The re- 
sults of experiments are given later in Fig. 15. 
The speed performance of the circuit is limited by the 
time required for discharging the output node capacitance 
through the load resistor R.  Therefore, the resistance must 
be reduced to enhance the response. However, it in turn 
reduces the voltage gain of the circuit, resulting in de- 
graded noise margins. Moreover, the circuit dissipates a 
stand-by power of ViUT/R which is further increased by 
the reduction in R .  
The complementary n- and p-vMOSFET configuration 
circuit for reading out $F is demonstrated in Fig. 7. The 
circuit is basically a source-follower circuit of an n-chan- 
ne1 vMOS transistor where a p-channel vMOS is utilized 
as an active load. The circuit looks like a C-vMOS in- 
verter, but the positions of n- and p-channel devices are 
interchanged. Such an upside-down complementary 
vMOS circuit exhibits very interesting features and is 
called a reciprocal C-vMOS transfer amplifier or simply 
C-vMOS source-follower. In the charging cycle of the 
output node, the p-vMOS turns off and serves as an infi- 
nitely large load resistor, thus yielding a voltage gain of 
unity. While in the discharging cycle, the p-vMOS turns 
on and accelerates discharging. In addition, both n- and 
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Fig. 7. A complementary uMOS source-follower circuit in which a p- 
channel vMOS acts as an active load and both n- and p-uMOSFET's share 
the same floating gate. The circuit is called a reciprocal C-uMOS transfer 
amplifier. 
p-vMOSFET's can be made to operate under a nearly cut- 
off condition when the circuit is holding a constant volt- 
age level. Thus the power dissipation can be minimized. 
Therefore, we can expect that high-speed performance is 
achieved without degrading the voltage gain at relatively 
low power dissipation. 
However, the following issues must be taken into ac- 
count in the design of power dissipation. The charging of 
a capacitance load through an enhancement-mode NMOS 
is a relatively slow process as usually encountered in the 
turn-off of E/E inverters. In order to enhance the speed 
performance, as well as to increase the stability and noise 
margins of vMOS circuit operation, vMOS source-follow- 
ers must conduct stand-by current to maintain the multi- 
valued output level. Consequently, the magnitude of the 
current, and hence the power dissipation, need to be de- 
termined as a tradeoff among these issues. 
The detailed analysis of C-vMOS source-follower cir- 
cuit operation as well as the derivation of the quantitative 
relationship between Vou, and +F will be described in a 
separate publication. 
111. EXPERIMENTATION 
In order to perform feasibility studies on vMOS tran- 
sistors and circuits the following experiments were con- 
ducted. 
vMOS transistors with varying configurations were fab- 
ricated by Tohoku University standard double-polysilicon 
n-channel MOS process. Typical process parameters 
were: the gate oxideothickness underneath the floating gate 
varied as 200-500 A ;>he interpoly oxide thickness rang- 
ing from 500 to 1000 A; the arsenic-implanted source and 
drain junction depths of 0.25 pm. Tapered sidewall 
spacers were formed by depositing CVD Si02 followed 
by RIE at the periphery of the floating gates in order to 
define accurate control-gate to floating-gate overlap areas 
as well as to facilitate the directional etching of the second 
poly. Photomicrographs of fabricated test neuron MOS- 
FET's are shown in Fig. 8 as examples. Detailed descrip- 
tion of fabrication process issues will be presented else- 
where. In these test vMOS transistors, the Co/CToT ratio 
Fig. 8. Photomicrographs of 6-input (left) and 16-input (right) neuron 
MOSFET's fabricated by Tohoku University Standard Double-Polysilicon 
NMOS Process. 
Fig. 9. An n-channel neuron circuit composed of discrete components 
which has been utilized in the experiment. +F is the floating-gate potential 
and V ,  the input to the CMOS inverter. 
was designed typically in the range of 0.2-0.1 or y = 
The basic structures of vMOS transistors were also con- 
structed using discrete components. Single polysilicon- 
gate NMOS transistors were directly probed on a wafer 
and several coupling capacitors were externally connected 
to the gate electrode. The circuit configuration used in the 
experiment is depicted in Fig. 9. A 40-kQ resistor was 
used as a load to form the E/R configuration vMOS in- 
verter in the first stage. The CMOS inverter in the second 
stage was composed of discrete NMOS and PMOS tran- 
sistors. This two-stage inverter circuit corresponds to the 
n-channel neuron circuit shown in Fig. 3(a). External ca- 
pacitors of a few thousands picofarads were used as cou- 
pling capacitances, and their values were measured at 100 
kHz using an LCR meter (HP 4284). Since the gate oxide 
capacitance of the NMOS used for this measurement was 
0.52 pF ( ( L / W )  = 15 pm/50 pm, To, = 500 A), y = 
1 approximately holds. 
0.8-0.9. 
IV. RESULTS AND DISCUSSION 
Fig. 10 shows the measured current-voltage character- 
istics of a two-input-gate vMOS transistor fabricated by 
the double-polysilicon process. One of the input gates was 
used as a gate terminal and the other was used as a thresh- 
old-control terminal to which control voltages from + 5  
to -5 V were applied. The apparent threshold voltage as 
seen from the input gate is arbitrarily changed by a control 
signal. For this device, C,  = C, = 0.518 pF and CO = 
0.086 pF (therefore, y = 0.92) as calculated from the 
designed pattern dimensions and oxide thicknesses. V &  
was measured to be 0.60 V. The calculated values of 
V$, using (7) and these parameters almost exactly coin- 
cide with the experimental results. 
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Fig. 10. Measured drain current-gate voltage characteristics of a variable- 
threshold transistor. One of the input gates of a 2-input vMOS was used as 
a gate terminal and the other was used as a threshold control terminal to 
which control voltages from + S  to - 5  V were applied (from left to right). 
The results of measurement on the circuit shown in Fig. 
9 are given in Fig. 11. Fig. 1 l(a) represents the transfer 
characteristics of the CMOS inverter in the second stage 
of the circuit and Fig. 1 l(b) the transfer characteristics of 
the E/R vMOS inverter in the first stage. The overall char- 
acteristics of the entire circuit, i .e.,  the n-channel neuron 
circuit is also given in Fig. 1 l(c). The switching threshold 
voltage of the CMOS inverter is 1.88 V .  The input volt- 
age to the E/R inverter that yields the inverter output ( V c )  
of 1.88 V is 2.24 V. In the circuit composed of these two 
inverters, the output VouT changes its logical state from 0 
to 1 or vice versa at an input voltage of 2.24 V ,  which is 
the threshold voltage of the vMOS inverter as seen from 
the floating gate. Namely, VFNV = 2.24 V .  
In order to demonstrate an example of neuron opera- 
tions of the circuit, an eight-input-gate neuron MOSFET 
was constructed by connecting eight capacitors with iden- 
tical capacitance values (1 300- 1400 pF). The results are 
shown in Fig. 12(a). In this experiment, an input voltage 
changing from 0 to 5 V was applied simultaneously to 
some of the eight input gates, while the rest of the gates 
were grounded. In the figure, the abscissa represents the 
common input voltage VI, and N is the number of gates 
to which the common input voltage was applied. For val- 
ues of N smaller than 3 ,  the output is always low. The 
circuit outputs a high level when N is larger than 4,  and 
the switching threshold for the low-to-high transition de- 
creases with an increase in N. The behavior is easily 
understood in terms of (4), which reduces in this case to 
(1/8)N X VI, > V&, 2.24. (17) 
This allows the circuit to output a high level. For N 3, 
it is required that VI, > 5. Therefore, only low levels are 
obtained. For N 2 4,  the minimum value of VI, that sat- 
isfies (17), i.e., the switching threshold, is calculated as 
4.48, 3.58, 2.99, 2.56, or 2.24 V for N = 4,  5,  6, 7, or 
8, respectively. These values are in excellent agreement 
with the.experimenta1 results: 4.37, 3.50, 2.99, 2.55, and 
2.20 V (for N = 4-8) determined as a value giving a half 
The variation of the vMOS inverter (the E/R inverter) 
output is shown in Fig. 12(b). The common input voltage 
that gives the output of 1.88 V (the threshold voltage of 
the CMOS inverter) is also in excellent agreement with 
the above values. It is seen from the curves in Fig. 12(b), 
VDD output. 
- > 
Y 
SWITCHING 
THRESHOLD 1 =1.88V 1 
2'51 t 
O L '  " L '  " " ' 
0 2.5 5 
CMOS INVERTER INPUT VOLTAGE:Vc[VI 
0 
0 5 
FLOATING GATE POTENTIAL:OF[VI 
(b) 
I 1 , I  
0 / , I  5 
FLOATING GATE POTENTIAL:@F[V] 
( C )  
Fig. 1 1 .  Measured transfer characteristics of the circuits represented in  Fig. 
9. (a) Transfer characteristics of the CMOS inverter in the second stage. 
(b) Transfer characteristics of E/R vMOS inverter in the first stage. (c) 
Overall characteristics of the entire circuit, i .e.,  the n-channel neuron cir- 
cuit. 
that as the total capacitive coupling coefficient of the com- 
mon input gate decreases (i.e., the value of N decreases), 
the slope of the E/R inverter output versus VIN becomes 
very gradual. However, a very steep output characteris- 
tics is obtained at the output of the CMOS inverter. This 
is due to the very large voltage gain of the CMOS in- 
verter. This fact suggests that similar very steep charac- 
teristics will be obtained if complementary vMOS inverter 
configuration, as shown in Fig. 4, is employed instead of 
the E/R vMOS inverter. Nevertheless, the gain of each 
input, as given by g:) in Section 11-A, will be reduced and 
noise margin or resistance to upsets will be lower than in 
binary logic. The employment of E/R vMOS inverter in 
this example is only for demonstration purposes, and 
CMOS configuration should be usually employed in the 
real circuit design. The data in Fig. 12 clearly demon- 
strate the neuron circuit in Fig. 9 functions exactly as the 
artificial neuron model works in that it outputs 1 when the 
weighted sum of inputs exceeds a certain threshold value 
and outputs zero otherwise. 
An example of a variable-threshold inverter controlled 
by binary digital signals 0 or V D D  in which the coupling 
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Fig. 12. (a) Output characteristics of the neuron circuit (shown in Fig. 9) 
having eight input gates of identical coupling capacitances. N indicates the 
number of gates to which the common input voltage i s  applied with re- 
maining gates being grounded. (b) EIR inverter output as a function of 
common input voltage. 
> 
v 
+ 
0 > 
INPUT GATE V0LTAGE:Vi  ( V )  
Fig. 13. A neuron circuit with two-input gate E/R vMOS inverter at the 
input stage. The input gate capacitance C, = 10.8 nF and the control gate 
capacitance Cz is varied as a multiple of C, (= 2500 f 200 pF) as indicated 
in the figure. 
capacitances are varied is shown in Fig. 13. Here the data 
are shown as the output characteristics of the neuron cir- 
cuit shown in Fig. 9. It is clearly indicated that the thresh- 
old voltage for the neuron to be fired is controlled by 
changing the coupling strength (the capacitance value), 
again demonstrating the Characteristics of the neuron 
function. 
The application of a vMOS transistor as a linear resistor 
is demonstrated in Fig. 14. Here the drain characteristics 
of a vMOS connected as shown in Fig. 2(b) is shown as 
a function of the ratio of C2/C,. It is very interesting to 
see that as the ratio is reduced, the characteristics show a 
gradual transition from the well-known gate-drain-con- 
nected E-mode transistor characteristics in Fig. 14(a) to 
C2 /Cl = 7 .8  x 1 0 2  4 t  I 
0 1 2 3 4 5  
’1 Cz/C1=1.6 1 
0 1 2 3 4 5  
0 1 2 3 4 5  
Fig. 14. Two-input gate vMOS transistor connected to form a linear vari- 
able resistor as shown in Fig. 2(b). The drain current-voltage character- 
istics are shown for various C 2 / C ,  ratios. The ordinate and abscissa scales 
represent I ,  (mA) and V,, respectively. 
the typical MOS characteristics in Fig. 14(e) via inter- 
mediate characteristics in Fig. 14(b), (c), and (d). Fairly 
reasonable linear resistor characteristics are observed at 
intermediate stages where the resistance value is con- 
trolled by the input voltage V , ,  The theory based on the 
simple transistor model predicts perfect linearity will be 
obtained for C,/C2 = 1 in the liner-parabolic region. 
However, this is not exactly the case in the experimental 
data shown here. This is due to the lack of accuracy in 
the simple transistor model we used for the analysis. 
Finally, the output characteristics of a vMOS source- 
follower circuit implemented by a four-input-gate n-vMOS 
and a load resistor of 40  kQ is shown in Fig. 15. The 
output voltage increases in proportion to the analog value 
represented by the 4-b binary input. The offset seen on 
the abscissa is due to the threshold voltage of the NMOS 
(0.94 V). For input signals greater than 4(= OIOO), the 
floating gate voltage exceeds the threshold, yielding non- 
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Fig. 15. The output characteristics of an n-channel uMOS transistor source- 
follower circuit with four input gates, where C, = 183 pF, C, = 359 pF, 
C, = 713 pF, and C, = 1405 pF. 
zero output. This offset can be easily avoided either by 
adjusting the threshold of the device or giving a positive 
bias to the floating gate by attaching an extra control gate 
with a constant positive input voltage. The latter method, 
however, reduces the gain of the circuit by the increase 
in CTOT, i.e., the reduction in y (see (16)). In order to 
obtain the desired output characteristics, the employment 
of C-vMOS source-follower configuration is preferred. 
V .  APPLICATION TO SOFT HARDWARE Locic CIRCUIT 
IMPLEMENTATION 
In order to demonstrate the versatile feature of a vMOS 
transistor in circuit applications, the implementation of a 
Soft Hardware Logic Circuit is briefly discussed. This is 
a circuit whose logical function can be altered arbitrarily 
by external signals without any modifications in its hard- 
ware configuration. 
An example is shown in Fig. 16 in which the circuit 
diagram of a Soft Hardware Logic Circuit for two binary 
digital inputs is given. The circuit is composed of a 2-b 
D/A converter at the input stage and a 4-input-gate neuron 
circuit at the output stage. Three inverters A ,  B,  and C in 
the intermediate stage are variable-threshold C-vMOS in- 
verters whose inversion thresholds are given by V D D  - 
V,, etc., i.e., their values are controlled by external sig- 
nals V,, V,, and Vc, respectively. The 4-input C-vMOS 
inverter is designed as: C,  = (1/2)YCTOT; C2 = 
( 1 / 4 ) y c T O T ;  c3 = c4 = (1/8)ycTOT; VF,, + V;, = 0; 
P R  = 1 (then, VT = ~ V D D / ~ ) .  
Two binary digital variables, I ,  and I , ,  are converted to 
a four-level variable by the D/A converter according to 
the relation 
NEURON CIRCUIT 
7 1  
4 - I N P U T  v M O S  ORDINARY 
@ VB 
\ I , .  v4 
YUT 
V L O  
VARIABLE 
THRESHOLD 
2 B I T  D / A  
C O N V E R T E R  
INVERTERS 
Fig. 16. An example of a Soft Hurdwure Logic Circuit implemented by 
uMOS transistors. The circuit can represent 16 different logic functions by 
just changing the control signals V,,, V B .  and V(.. 
The four-level signal ( V I )  is directly led to the input gate 
of the four-input vMOS inverter having the largest cou- 
pling capacitance and determines the “on” and “off” of 
the inverter. The threshold of this inverter is controlled 
by the output voltages of the intermediate inverters. The 
outputs of these inverters, V,, V 3 ,  and V,, take values of 
either 0 or V D D  depending on the four-level signal ( V I )  and 
the control signals V,, V,, and Vc, respectively. The out- 
put of the entire circuit V,,, alternates between 0 or 1 
( V D D )  according to V I .  The most important characteristics 
of this circuit is that the values of V ,  at which 1 appears 
at VOU, is arbitrarily selected by the combination of V, ,  
V,, and Vc. When the 2-b binary-input variable is corre- 
lated to the four-level signal, any Boolean function can 
be generated. This is what is meant by Soft Hardware 
Logic. The circuit in Fig. 16 can represent any sixteen 
logic functions for 2-b binary inputs by just changing the 
control signals. The circuit becomes, for instance, exclu- 
sive-OR, exclusive-NOR, OR, and A N D  circuits for (V, ,  V,, 
V C )  = (1/4,  1/4,  11, (3/4,  3 /4 ,  01, (0, 0, I ) ,  and (1, 
1, 0), respectively. Here 1, 1 /4 ,  etc., represent V D D  and 
vDD/4, respectively. More detailed description of the cir- 
cuit operation and the generalized design methodology for 
Soft Hardware Logic Circuirs for a larger number of in- 
puts will be presented in a forthcoming paper [22]. 
It should be noted here that the Soft Hardware Logic 
Circuit shown in Fig. 16, if the input-stage D/A converter 
is removed, is the implementation of a universal literal 
function for a multiple-valued radix-4 system in the ter- 
minology of multiple-valued logic [ 141. Its functional 
form can be arbitrarily altered by external signals. This is 
one of the numerous examples of vMOS applications to 
multivalued logic implementation. 
VI. CONCLUSIONS 
A new type of MOS device called a neuron MOSFET 
has been described which functions more intelligently than 
the conventional MOS and bipolar transistors that are 
working as only switching devices in digital integrated 
circuits. The device has a very simple structure consisting 
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of a floating gate and a number of signal input gates. One 
of the most essential aspects of the function of the device 
is the weighted sum calculations of all input signals per- 
formed at the floating-gate level. Since this calculation is 
carried out in a voltage mode utilizing the capacitive cou- 
pling effect, no current flows except for the charging and 
discharging currents of coupling capacitors, thus showing 
superiority over the current-mode summation technique. 
Its low power nature is one of the most attractive features 
of the device for ULSI implementation. Another essential 
aspect of the device function is the threshold operation of 
the device, i.e., the control of the “on” and “off” of the 
transistor based on the result of the weighted sum calcu- 
lation. Thus the essential part of the artificial neuron func- 
tion has been realized for the first time in a single transis- 
tor level. Basic applications of the vMOS transistor such 
as neuron circuits, variable threshold transistors and in- 
verters, linear resistors, source-follower circuits, and sin- 
gle-gate D/A converters are presented and analyzed in de- 
tail to furnish sufficient bases for circuit design. The 
validity of the analyses has been verified by experiments 
using n-channel vMOS transistors fabricated by a double- 
polysilicon NMOS process or those composed of discrete 
MOS transistors and externally connected coupling ca- 
pacitors. Also, the concept of a Soft Hardware Logic Cir- 
cuit has been introduced as one of the most exciting ap- 
plications of the vMOS transistor. We believe the concept 
is very important in construction of new logic circuit ar- 
chitectures for future ULSI’s including multiple-valued 
logic architecture. 
Finally, it is pointed out that no special technologies 
are requested in the fabrication of vMOS integrated cir- 
cuits. Standard CMOS processes with double-polysilicon 
gate technology are sufficient. For ultra large scale inte- 
gration of vMOS circuits, however, the accuracy of the 
voltage level at the floating gate is most essential in the 
operation of vMOS transistors and circuits, which is pri- 
marily determined by the lithographic accuracy of capac- 
itor pattern delineation. Great progress in the microfabri- 
cation technologies will be utilized in enhancing the 
pattern dimensional accuracy. We would like to propose 
an alternative direction of future technological develop- 
ment of ULSI’s where very high patterning accuracy is 
achieved while keeping the minimum device dimensions 
at a moderate level. This would lessen a number of diffi- 
culties arising from the smallness of device structures. The 
penalty of decreased packing density will be well com- 
pensated for because the PMOS transistor introduced here 
carries out much more jobs than the conventional switch- 
ing transistors do. The noise-free manufacturing [23] we 
are developing based on Ultra Clean Technologies [24], 
[25] will further enhance the performance and capability 
of ULSI vMOS circuits and systems. 
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